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Abstract 
 
Moore's Law drives VLSI technology to continuous increases in transistor densities and higher clock 
frequencies. This tutorial will review the trends in VLSI technology scaling in the last few years and 
discuss the challenges facing process and circuit engineers in the 100nm generation and beyond. The first 
focus area is the process technology, including transistor scaling trends and research activities for the 
100nm technology node and beyond. The transistor leakage and interconnect RC delays will continue to 
increase.  
The tutorial will review new circuit design techniques for emerging process technologies, including dual 
Vt transistors and silicon-on-insulator. It will also cover circuit and layout techniques to reduce clock 
distribution skew and jitter, model and reduce transistor leakage and improve the electrical performance 
of flip-chip packages. 
Another focus area is the circuit design and the techniques used to minimize capacitive and inductive 
noise. The tutorial will review models of electrical interconnects, including inductance and skin effect. 
These models are used to estimate the performance of electrical interconnects, including delays, data-rates 
and power consumption for on-chip and off-chip interconnects and for clock distribution.  
Integrating analog circuits on large digital chips presents significant challenges, primarily due to substrate 
noise coupling. This tutorial will describe a strategy for making analog circuits less sensitive to substrate 
bounce, including examples for epi-type CMOS technology.  
Finally, the tutorial will review the test challenges for the 100nm technology node due to increased clock 
frequency and power consumption (both active and passive) and present several potential solutions.  
 
Stefan Rusu is a Principal Engineer in Intel's Enterprise Products Group leading the technology and 
special circuits design group for all the Itanium Processor Family designs. He first joined Intel Corp. in 
1984 working on data communications integrated circuits. In 1988 he joined Sun Microsystems working 
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published more than 160 papers in international journals and conferences and holds 8 patents. He was 
awarded the Solid -State Circuits Council 1988-89 best paper award. He is a member of the Royal 
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frequencies. In 1991 he joined the Mixed-Signal Circuits and Systems Department of Philips Research, 
Eindhoven, The Netherlands, where he worked on high speed AD converters. >From 1994 he led a 
research group in the same department, working on "analog key modules". In 1998 he returned to the 
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